<div style="line-height:1.7;color:#000000;font-size:14px;font-family:arial"><div> </div><pre><br>At 2014-12-04 17:27:18,aasaipriya@multicorewareinc.com wrote:
># HG changeset patch
># User Aasaipriya Chandran <a href="mailto:aasaipriya@multicorewareinc.com>># Date 1417684329 -19800>#      Thu Dec 04 14:42:09 2014 +0530># Node ID 952f1013ee0ca5aaa25cb597990542fc8dfa8a52># Parent  ce4394109ae51c377593164d956f6e44b8f0d3df>chroma_hpp[8x8] for colorspace i420 in avx2: improve 530c->373c>">aasaipriya@multicorewareinc.com>
># Date 1417684329 -19800
>#      Thu Dec 04 14:42:09 2014 +0530
># Node ID 952f1013ee0ca5aaa25cb597990542fc8dfa8a52
># Parent  ce4394109ae51c377593164d956f6e44b8f0d3df
>chroma_hpp[8x8] for colorspace i420 in avx2: improve 530c->373c
>
</a>diff -r ce4394109ae5 -r 952f1013ee0c source/common/x86/ipfilter8.asm
>--- a/source/common/x86/ipfilter8.asm  Wed Nov 26 11:53:40 2014 +0530
>+++ b/source/common/x86/ipfilter8.asm  Thu Dec 04 14:42:09 2014 +0530
>@@ -1195,6 +1195,54 @@
>     jnz               .loop
>     RET
> 
>+INIT_YMM avx2
>+cglobal interp_4tap_horiz_pp_8x8, 4,6,6
</pre><pre>6 mm registers, where is m5?</pre><pre>and you have more register here, so we can unroll here, unless its can't get more perf</pre><pre> </pre><pre>>+    mov             r4d, r4m
>+
>+%ifdef PIC
>+    lea             r5, [tab_ChromaCoeff]
>+    vpbroadcastd    m0, [r5 + r4 * 4]
>+%else
>+    vpbroadcastd    m0, [tab_ChromaCoeff + r4 * 4]
>+%endif
>+
>+    movu            m1, [tab_Tm]
>+    vpbroadcastd    m2, [pw_1]
>+
>+    ; register map
>+    ; m0 - interpolate coeff
>+    ; m1 - shuffle order table
>+    ; m2 - constant word 1
>+
>+    mov             r4d,             4
>+    sub             r0, 1
>+    .loop
>+    ; Row 0
>+    vbroadcasti128    m3,           [r0]                        ; [x x x x x A 9 8 7 6 5 4 3 2 1 0]
>+    pshufb            m3,           m1
>+    pmaddubsw         m3,           m0
>+    pmaddwd           m3,           m2
>+
>+    ; Row 1
>+    vbroadcasti128    m4,           [r0 + r1]                        ; [x x x x x A 9 8 7 6 5 4 3 2 1 0]
>+    pshufb            m4,           m1
>+    pmaddubsw         m4,           m0
>+    pmaddwd           m4,           m2
>+
>+    packssdw          m3,           m4
>+    pmulhrsw          m3,           [pw_512]
>+    vextracti128      xm4,          m3,    1
>+    packuswb          xm3,          xm4
>+    pshufd            xm3,          xm3,   11011000b
>+
>+    movq              [r2],         xm3
>+    movhps            [r2 + r3],    xm3
>+    lea               r0,           [r0 + r1 * 2]
>+    lea               r2,           [r2 + r3 * 2]
>+    dec r4d
>+    jnz .loop
>+    RET
>+
> ;--------------------------------------------------------------------------------------------------------------
> ; void interp_8tap_horiz_pp_%1x%2(pixel *src, intptr_t srcStride, pixel *dst, intptr_t dstStride, int coeffIdx)
> ;--------------------------------------------------------------------------------------------------------------
>diff -r ce4394109ae5 -r 952f1013ee0c source/common/x86/ipfilter8.h
>--- a/source/common/x86/ipfilter8.h    Wed Nov 26 11:53:40 2014 +0530
>+++ b/source/common/x86/ipfilter8.h    Thu Dec 04 14:42:09 2014 +0530
>@@ -573,6 +573,7 @@
>     SETUP_CHROMA_SS_FUNC_DEF(16, 64, cpu);
> 
> CHROMA_FILTERS(_sse4);
>+CHROMA_FILTERS(_avx2);
> CHROMA_SP_FILTERS(_sse2);
> CHROMA_SP_FILTERS_SSE4(_sse4);
> CHROMA_SS_FILTERS(_sse2);
>_______________________________________________
>x265-devel mailing list
>x265-devel@videolan.org
>https://mailman.videolan.org/listinfo/x265-devel
</pre></div>