[x265] [PATCH Review only] asm: code for sse_pp_64x16 routine

murugan at multicorewareinc.com murugan at multicorewareinc.com
Fri Nov 22 12:05:37 CET 2013


# HG changeset patch
# User Murugan Vairavel <murugan at multicorewareinc.com>
# Date 1385118314 -19800
#      Fri Nov 22 16:35:14 2013 +0530
# Node ID 841eae35ad4644b4a162c4f3f651b066a30fa1eb
# Parent  45ad44be1b151ec43ac36069ae1c8cf4913855ad
asm: code for sse_pp_64x16 routine

diff -r 45ad44be1b15 -r 841eae35ad46 source/common/x86/asm-primitives.cpp
--- a/source/common/x86/asm-primitives.cpp	Fri Nov 22 16:16:48 2013 +0530
+++ b/source/common/x86/asm-primitives.cpp	Fri Nov 22 16:35:14 2013 +0530
@@ -606,6 +606,7 @@
         p.sse_pp[LUMA_12x16] = x265_pixel_ssd_12x16_sse4;
         p.sse_pp[LUMA_24x32] = x265_pixel_ssd_24x32_sse4;
         p.sse_pp[LUMA_48x64] = x265_pixel_ssd_48x64_sse4;
+        p.sse_pp[LUMA_64x16] = x265_pixel_ssd_64x16_sse4;
 
         CHROMA_PIXELSUB_PS(_sse4);
 
diff -r 45ad44be1b15 -r 841eae35ad46 source/common/x86/pixel-a.asm
--- a/source/common/x86/pixel-a.asm	Fri Nov 22 16:16:48 2013 +0530
+++ b/source/common/x86/pixel-a.asm	Fri Nov 22 16:35:14 2013 +0530
@@ -811,6 +811,35 @@
     RET
 
 ;-----------------------------------------------------------------------------
+; int pixel_ssd_64x16( uint8_t *, intptr_t, uint8_t *, intptr_t )
+;-----------------------------------------------------------------------------
+INIT_XMM sse4
+cglobal pixel_ssd_64x16, 4, 7, 8, src1, stride1, src2, stride2
+
+    pxor    m7,    m7
+    pxor    m6,    m6
+    mov     r4,    r0
+    mov     r5,    r2
+    mov     r6,    r1
+    add     r6,    r6
+
+    call    pixel_ssd_16x16_internal
+    lea     r0,    [r4 + 16]
+    lea     r2,    [r5 + 16]
+    call    pixel_ssd_16x16_internal
+    lea     r0,    [r4 + 32]
+    lea     r2,    [r5 + 32]
+    call    pixel_ssd_16x16_internal
+    lea     r0,    [r4 + 48]
+    lea     r2,    [r5 + 48]
+    call    pixel_ssd_16x16_internal
+
+    HADDD   m7, m1
+    movd   eax, m7
+
+    RET
+
+;-----------------------------------------------------------------------------
 ; void pixel_ssd_nv12_core( uint16_t *pixuv1, intptr_t stride1, uint16_t *pixuv2, intptr_t stride2,
 ;                           int width, int height, uint64_t *ssd_u, uint64_t *ssd_v )
 ;
diff -r 45ad44be1b15 -r 841eae35ad46 source/common/x86/pixel.h
--- a/source/common/x86/pixel.h	Fri Nov 22 16:16:48 2013 +0530
+++ b/source/common/x86/pixel.h	Fri Nov 22 16:35:14 2013 +0530
@@ -375,5 +375,6 @@
 int x265_pixel_ssd_12x16_sse4(pixel *, intptr_t, pixel *, intptr_t);
 int x265_pixel_ssd_24x32_sse4(pixel *, intptr_t, pixel *, intptr_t);
 int x265_pixel_ssd_48x64_sse4(pixel *, intptr_t, pixel *, intptr_t);
+int x265_pixel_ssd_64x16_sse4(pixel *, intptr_t, pixel *, intptr_t);
 
 #endif // ifndef X265_I386_PIXEL_H


More information about the x265-devel mailing list