[x265] [PATCH] asm: intrapred dc4 sse2 high bit
dtyx265 at gmail.com
dtyx265 at gmail.com
Mon Feb 23 17:24:27 CET 2015
# HG changeset patch
# User David T Yuen <dtyx265 at gmail.com>
# Date 1424708564 28800
# Node ID 60db6870a07261ee2acf5556ddf34dae051fa5c9
# Parent c2eb94770f9b98d5bc5cf0e96d635e26c01ca5c6
asm: intrapred dc4 sse2 high bit
This replaces c code for systems using ssse3 to sse2 processors
The code is backported from intrapred dc4 sse4 high bit
./test/TestBench --testbench intrapred
Testing only harnesses that match name <intrapred>
Using random seed 54EB5220 16bpp
Testing primitives: SSE2
Testing primitives: SSE3
Test performance improvement with full optimizations
== intrapred primitives ==
intra_dc_4x4[f=0] 1.22x 215.61 262.36
intra_dc_4x4[f=1] 1.06x 452.61 477.60
diff -r c2eb94770f9b -r 60db6870a072 source/common/x86/asm-primitives.cpp
--- a/source/common/x86/asm-primitives.cpp Mon Feb 23 07:46:15 2015 -0800
+++ b/source/common/x86/asm-primitives.cpp Mon Feb 23 08:22:44 2015 -0800
@@ -862,6 +862,7 @@
ALL_LUMA_TU_S(ssd_s, pixel_ssd_s_, sse2);
ALL_LUMA_TU_S(calcresidual, getResidual, sse2);
ALL_LUMA_TU_S(transpose, transpose, sse2);
+ p.cu[BLOCK_4x4].intra_pred[DC_IDX] = x265_intra_pred_dc4_sse2;
p.cu[BLOCK_4x4].sse_ss = x265_pixel_ssd_ss_4x4_mmx2;
ALL_LUMA_CU(sse_ss, pixel_ssd_ss, sse2);
diff -r c2eb94770f9b -r 60db6870a072 source/common/x86/intrapred16.asm
--- a/source/common/x86/intrapred16.asm Mon Feb 23 07:46:15 2015 -0800
+++ b/source/common/x86/intrapred16.asm Mon Feb 23 08:22:44 2015 -0800
@@ -65,6 +65,8 @@
pw_planar16_1: dw 15, 15, 15, 15, 15, 15, 15, 15
pd_planar32_1: dd 31, 31, 31, 31
+INT4: dw 4, 0, 0, 0, 0, 0, 0, 0
+
const planar32_table
%assign x 31
%rep 8
@@ -99,6 +101,73 @@
;-----------------------------------------------------------------------------------
; void intra_pred_dc(pixel* dst, intptr_t dstStride, pixel* above, int, int filter)
;-----------------------------------------------------------------------------------
+INIT_XMM sse2
+cglobal intra_pred_dc4, 5,6,2
+ lea r3, [r2 + 18]
+ add r2, 2
+
+ movh m0, [r3] ; sumAbove
+ movh m1, [r2] ; sumLeft
+
+ paddw m0, m1
+ pshufd m1, m0, 0xFD
+ paddw m0, m1
+ pshuflw m1, m0, 1
+ paddw m0, m1
+
+ test r4d, r4d
+
+ paddw m0, [INT4]
+ psraw m0, 3
+ movd r4d, m0 ; r4d = dc_val
+ movzx r4d, r4w
+ pshuflw m0, m0, 0 ; m0 = word [dc_val ...]
+
+ ; store DC 4x4
+ movq [r0], m0
+ movq [r0 + r1 * 2], m0
+ movq [r0 + r1 * 4], m0
+ lea r5, [r0 + r1 * 4]
+ movq [r5 + r1 * 2], m0
+
+ ; do DC filter
+ jz .end
+ lea r5d, [r4d * 2 + 2] ; r5d = DC * 2 + 2
+ add r4d, r5d ; r4d = DC * 3 + 2
+ movd m0, r4d
+ pshuflw m0, m0, 0 ; m0 = pixDCx3
+
+ ; filter top
+ movu m1, [r2]
+ paddw m1, m0
+ psraw m1, 2
+ movq [r0], m1 ; overwrite top-left pixel, we will update it later
+
+ ; filter top-left
+ movzx r4d, word [r3]
+ add r5d, r4d
+ movzx r4d, word [r2]
+ add r4d, r5d
+ shr r4d, 2
+ mov [r0], r4w
+
+ ; filter left
+ lea r0, [r0 + r1 * 2]
+ movu m1, [r3 + 2]
+ paddw m1, m0
+ psraw m1, 2
+ movd r3d, m1
+ mov [r0], r3w
+ shr r3d, 16
+ mov [r0 + r1 * 2], r3w
+ pextrw r3d, m1, 2
+ mov [r0 + r1 * 4], r3w
+.end:
+ RET
+
+;-----------------------------------------------------------------------------------
+; void intra_pred_dc(pixel* dst, intptr_t dstStride, pixel* above, int, int filter)
+;-----------------------------------------------------------------------------------
INIT_XMM sse4
cglobal intra_pred_dc4, 5,6,2
lea r3, [r2 + 18]
More information about the x265-devel
mailing list