[x265] [PATCH 11 of 11] asm: intra pred 4x4 modes 19-25 and 27-33
dtyx265 at gmail.com
dtyx265 at gmail.com
Sat Mar 28 03:42:51 CET 2015
# HG changeset patch
# User David T Yuen <dtyx265 at gmail.com>
# Date 1427510242 25200
# Node ID 1eab160653949bb46473fee4a24ff781fc3edfd7
# Parent 1ef1d75462375830f47e45d53dcf1c33d458d15e
asm: intra pred 4x4 modes 19-25 and 27-33
Added transposed intra pred modes
diff -r 1ef1d7546237 -r 1eab16065394 source/common/x86/asm-primitives.cpp
--- a/source/common/x86/asm-primitives.cpp Fri Mar 27 19:30:19 2015 -0700
+++ b/source/common/x86/asm-primitives.cpp Fri Mar 27 19:37:22 2015 -0700
@@ -1213,7 +1213,21 @@
p.cu[BLOCK_4x4].intra_pred[16] = x265_intra_pred_ang4_16_sse2;
p.cu[BLOCK_4x4].intra_pred[17] = x265_intra_pred_ang4_17_sse2;
p.cu[BLOCK_4x4].intra_pred[18] = x265_intra_pred_ang4_18_sse2;
+ p.cu[BLOCK_4x4].intra_pred[19] = x265_intra_pred_ang4_17_sse2;
+ p.cu[BLOCK_4x4].intra_pred[20] = x265_intra_pred_ang4_16_sse2;
+ p.cu[BLOCK_4x4].intra_pred[21] = x265_intra_pred_ang4_15_sse2;
+ p.cu[BLOCK_4x4].intra_pred[22] = x265_intra_pred_ang4_14_sse2;
+ p.cu[BLOCK_4x4].intra_pred[23] = x265_intra_pred_ang4_13_sse2;
+ p.cu[BLOCK_4x4].intra_pred[24] = x265_intra_pred_ang4_12_sse2;
+ p.cu[BLOCK_4x4].intra_pred[25] = x265_intra_pred_ang4_11_sse2;
p.cu[BLOCK_4x4].intra_pred[26] = x265_intra_pred_ang4_26_sse2;
+ p.cu[BLOCK_4x4].intra_pred[27] = x265_intra_pred_ang4_9_sse2;
+ p.cu[BLOCK_4x4].intra_pred[28] = x265_intra_pred_ang4_8_sse2;
+ p.cu[BLOCK_4x4].intra_pred[29] = x265_intra_pred_ang4_7_sse2;
+ p.cu[BLOCK_4x4].intra_pred[30] = x265_intra_pred_ang4_6_sse2;
+ p.cu[BLOCK_4x4].intra_pred[31] = x265_intra_pred_ang4_5_sse2;
+ p.cu[BLOCK_4x4].intra_pred[32] = x265_intra_pred_ang4_4_sse2;
+ p.cu[BLOCK_4x4].intra_pred[33] = x265_intra_pred_ang4_3_sse2;
p.cu[BLOCK_4x4].calcresidual = x265_getResidual4_sse2;
p.cu[BLOCK_8x8].calcresidual = x265_getResidual8_sse2;
More information about the x265-devel
mailing list