[x265] [PATCH 136 of 307] x86: AVX512 luma_hps, chroma_hps_48x64 and chroma_16xN enabled only for x64

mythreyi at multicorewareinc.com mythreyi at multicorewareinc.com
Sat Apr 7 04:32:14 CEST 2018


# HG changeset patch
# User Vignesh Vijayakumar<vignesh at multicorewareinc.com>
# Date 1509363429 -19800
#      Mon Oct 30 17:07:09 2017 +0530
# Node ID 9368a50489d05ef0887f75d9f7697ce69a7e2bf3
# Parent  d9a598bc340402c0846f031c6a118a548e8ce083
x86: AVX512 luma_hps, chroma_hps_48x64 and chroma_16xN enabled only for x64
Fix 32 bit build crash

diff -r d9a598bc3404 -r 9368a50489d0 source/common/x86/ipfilter8.asm
--- a/source/common/x86/ipfilter8.asm	Mon Oct 30 15:29:57 2017 +0530
+++ b/source/common/x86/ipfilter8.asm	Mon Oct 30 17:07:09 2017 +0530
@@ -10706,6 +10706,7 @@
     RET
 %endmacro
 
+%if ARCH_X86_64 == 1
     IPFILTER_CHROMA_PS_16xN_AVX512 64
     IPFILTER_CHROMA_PS_16xN_AVX512 32
     IPFILTER_CHROMA_PS_16xN_AVX512 24
@@ -10713,6 +10714,7 @@
     IPFILTER_CHROMA_PS_16xN_AVX512 12
     IPFILTER_CHROMA_PS_16xN_AVX512 8
     IPFILTER_CHROMA_PS_16xN_AVX512 4
+%endif
 
 %macro PROCESS_IPFILTER_CHROMA_PS_48x1_AVX512 0
     movu               ym6,          [r0]
@@ -10790,7 +10792,9 @@
     RET
 %endmacro
 
-IPFILTER_CHROMA_PS_48xN_AVX512 64
+%if ARCH_X86_64 == 1
+    IPFILTER_CHROMA_PS_48xN_AVX512 64
+%endif
 
 %macro PROCESS_CHROMA_VERT_PP_32x8_AVX512 0
     movu             ym0,              [r0]                        ; m0 = row 0
@@ -11583,10 +11587,12 @@
     RET
 %endmacro
 
-IPFILTER_LUMA_PS_64xN_AVX512 16
-IPFILTER_LUMA_PS_64xN_AVX512 32
-IPFILTER_LUMA_PS_64xN_AVX512 48
-IPFILTER_LUMA_PS_64xN_AVX512 64
+%if ARCH_X86_64 == 1
+    IPFILTER_LUMA_PS_64xN_AVX512 16
+    IPFILTER_LUMA_PS_64xN_AVX512 32
+    IPFILTER_LUMA_PS_64xN_AVX512 48
+    IPFILTER_LUMA_PS_64xN_AVX512 64
+%endif
 
 %macro PROCESS_IPFILTER_LUMA_PS_32x1_AVX512 0
     ; register map
@@ -11658,11 +11664,13 @@
     RET
 %endmacro
 
-IPFILTER_LUMA_PS_32xN_AVX512 8
-IPFILTER_LUMA_PS_32xN_AVX512 16
-IPFILTER_LUMA_PS_32xN_AVX512 24
-IPFILTER_LUMA_PS_32xN_AVX512 32
-IPFILTER_LUMA_PS_32xN_AVX512 64
+%if ARCH_X86_64 == 1
+    IPFILTER_LUMA_PS_32xN_AVX512 8
+    IPFILTER_LUMA_PS_32xN_AVX512 16
+    IPFILTER_LUMA_PS_32xN_AVX512 24
+    IPFILTER_LUMA_PS_32xN_AVX512 32
+    IPFILTER_LUMA_PS_32xN_AVX512 64
+%endif
 
 %macro PROCESS_IPFILTER_LUMA_PS_8TAP_16x2_AVX512 0
     movu              xm7,           [r0]
@@ -11766,12 +11774,14 @@
     RET
 %endmacro
 
-IPFILTER_LUMA_PS_8TAP_16xN_AVX512 4
-IPFILTER_LUMA_PS_8TAP_16xN_AVX512 8
-IPFILTER_LUMA_PS_8TAP_16xN_AVX512 12
-IPFILTER_LUMA_PS_8TAP_16xN_AVX512 16
-IPFILTER_LUMA_PS_8TAP_16xN_AVX512 32
-IPFILTER_LUMA_PS_8TAP_16xN_AVX512 64
+%if ARCH_X86_64 == 1
+    IPFILTER_LUMA_PS_8TAP_16xN_AVX512 4
+    IPFILTER_LUMA_PS_8TAP_16xN_AVX512 8
+    IPFILTER_LUMA_PS_8TAP_16xN_AVX512 12
+    IPFILTER_LUMA_PS_8TAP_16xN_AVX512 16
+    IPFILTER_LUMA_PS_8TAP_16xN_AVX512 32
+    IPFILTER_LUMA_PS_8TAP_16xN_AVX512 64
+%endif
 
 %macro PROCESS_IPFILTER_LUMA_PS_48x1_AVX512 0
     ; register map
@@ -11868,8 +11878,9 @@
     RET
 %endmacro
 
-IPFILTER_LUMA_PS_48xN_AVX512 64
-
+%if ARCH_X86_64 == 1
+    IPFILTER_LUMA_PS_48xN_AVX512 64
+%endif
 ;-------------------------------------------------------------------------------------------------------------
 ;ipfilter_luma_avx512 code end
 ;-------------------------------------------------------------------------------------------------------------
\ No newline at end of file


More information about the x265-devel mailing list