[x265] [PATCH] asm: filter_hpp[6x8] in avx2: 559c->415c
Divya Manivannan
divya at multicorewareinc.com
Fri Mar 20 04:55:09 CET 2015
# HG changeset patch
# User Divya Manivannan <divya at multicorewareinc.com>
# Date 1426823580 -19800
# Fri Mar 20 09:23:00 2015 +0530
# Node ID cf07eff18a16d46564abe0ee0b12814253b92eb4
# Parent b542f84a14fccdb1268ff7e65d3947c687937a30
asm: filter_hpp[6x8] in avx2: 559c->415c
diff -r b542f84a14fc -r cf07eff18a16 source/common/x86/asm-primitives.cpp
--- a/source/common/x86/asm-primitives.cpp Fri Mar 20 09:15:57 2015 +0530
+++ b/source/common/x86/asm-primitives.cpp Fri Mar 20 09:23:00 2015 +0530
@@ -1610,6 +1610,8 @@
p.chroma[X265_CSP_I420].pu[CHROMA_420_4x8].filter_hpp = x265_interp_4tap_horiz_pp_4x8_avx2;
p.chroma[X265_CSP_I420].pu[CHROMA_420_4x16].filter_hpp = x265_interp_4tap_horiz_pp_4x16_avx2;
+ p.chroma[X265_CSP_I420].pu[CHROMA_420_6x8].filter_hpp = x265_interp_4tap_horiz_pp_6x8_avx2;
+
p.chroma[X265_CSP_I420].pu[CHROMA_420_32x16].filter_hpp = x265_interp_4tap_horiz_pp_32x16_avx2;
p.chroma[X265_CSP_I420].pu[CHROMA_420_32x24].filter_hpp = x265_interp_4tap_horiz_pp_32x24_avx2;
p.chroma[X265_CSP_I420].pu[CHROMA_420_32x8].filter_hpp = x265_interp_4tap_horiz_pp_32x8_avx2;
diff -r b542f84a14fc -r cf07eff18a16 source/common/x86/ipfilter8.asm
--- a/source/common/x86/ipfilter8.asm Fri Mar 20 09:15:57 2015 +0530
+++ b/source/common/x86/ipfilter8.asm Fri Mar 20 09:23:00 2015 +0530
@@ -1989,6 +1989,72 @@
movhps [r2 + r3], xm3
RET
+INIT_YMM avx2
+cglobal interp_4tap_horiz_pp_6x8, 4, 6, 7
+ mov r4d, r4m
+
+%ifdef PIC
+ lea r5, [tab_ChromaCoeff]
+ vpbroadcastd m0, [r5 + r4 * 4]
+%else
+ vpbroadcastd m0, [tab_ChromaCoeff + r4 * 4]
+%endif
+
+ mova m1, [tab_Tm]
+ mova m2, [pw_1]
+ mova m6, [pw_512]
+ lea r4, [r1 * 3]
+ lea r5, [r3 * 3]
+ ; register map
+ ; m0 - interpolate coeff
+ ; m1 - shuffle order table
+ ; m2 - constant word 1
+
+ dec r0
+%rep 2
+ ; Row 0
+ vbroadcasti128 m3, [r0] ; [x x x x x A 9 8 7 6 5 4 3 2 1 0]
+ pshufb m3, m1
+ pmaddubsw m3, m0
+ pmaddwd m3, m2
+
+ ; Row 1
+ vbroadcasti128 m4, [r0 + r1] ; [x x x x x A 9 8 7 6 5 4 3 2 1 0]
+ pshufb m4, m1
+ pmaddubsw m4, m0
+ pmaddwd m4, m2
+ packssdw m3, m4
+ pmulhrsw m3, m6
+
+ ; Row 2
+ vbroadcasti128 m4, [r0 + r1 * 2] ; [x x x x x A 9 8 7 6 5 4 3 2 1 0]
+ pshufb m4, m1
+ pmaddubsw m4, m0
+ pmaddwd m4, m2
+
+ ; Row 3
+ vbroadcasti128 m5, [r0 + r4] ; [x x x x x A 9 8 7 6 5 4 3 2 1 0]
+ pshufb m5, m1
+ pmaddubsw m5, m0
+ pmaddwd m5, m2
+ packssdw m4, m5
+ pmulhrsw m4, m6
+
+ packuswb m3, m4
+ vextracti128 xm4, m3, 1
+ movd [r2], xm3
+ pextrw [r2 + 4], xm4, 0
+ pextrd [r2 + r3], xm3, 1
+ pextrw [r2 + r3 + 4], xm4, 2
+ pextrd [r2 + r3 * 2], xm3, 2
+ pextrw [r2 + r3 * 2 + 4], xm4, 4
+ pextrd [r2 + r5], xm3, 3
+ pextrw [r2 + r5 + 4], xm4, 6
+ lea r2, [r2 + r3 * 4]
+ lea r0, [r0 + r1 * 4]
+%endrep
+ RET
+
;-----------------------------------------------------------------------------------------------------------------------------
;void interp_horiz_ps_c(const pixel* src, intptr_t srcStride, int16_t* dst, intptr_t dstStride, int coeffIdx, int isRowExt)
;-----------------------------------------------------------------------------------------------------------------------------
More information about the x265-devel
mailing list